
GLITCHING RISC-V CHIPS: Adam 'pi3' Zabrocki Alex Matrosov Twitter: @Adam pi3 Twitter: @matrosov

MTVEC CORRUPTION FOR HARDENING ISA

/USR/BIN/WHOWEARE



Private contact:

<u>http://pi3.com.pl</u> <u>pi3@pi3.com.pl</u> Twitter:<u>@Adam_pi3</u>

Adam 'pi3' Zabrocki:

- Phrack author
- Bughunter (Hyper-V, Intel/NVIDIA vGPU, Linux kernel, OpenSSH, Apache, gcc SSP / ProPolice, Apache, xpdf, more...) – CVEs
- The ERESI Reverse Engineering Software Interface
- Creator and a developer of Linux Kernel Runtime Guard (LKRG)
- More...



Private contact:

github.com/binarly-io Twitter: <u>@matrosov</u>

Alex Matrosov:

- Security REsearcher since 1997
- Conference speaker and trainer
- Breaking all shades of firmware
- codeXplorer & efiXplorer IDA plugins
- Author "Bootkits and Rootkits" book
- Founder of Binarly, Inc.
- More...


NVIDIA.

Hardware:

Software:

Hardware:

Software:



Hardware:

Software:

6									
	7f45	4c46	0201	0100	0000	0000	0000	0000	.ELF
1	0100	3e00	0100	0000	0000	0000	0000	0000	
	0000	0000	0000	0000	0825	7601	0000	0000	
1	0000		4000	0000	0000	4000	3d00	3c00	
	0	0000	1400	0000	0300	0000	474e	5500	
	-C	4882	4cd0	37aa	b2f9	a503	4717	3c9a	H.L.7
	ad9	7342	0600	0000	0400	0000	0101	0000	z.sB
	C69	6e75	7800	0000	0000	0000	0600	0000	Linux
	200	0000	0001	0000	4c69	6e75	7800	0000	Linu
	0	0000	0000	0000	0000	0000	0000	0000	
	54	5548	8b2d	0000	0000	5348	85ed	7448	ATUHSH
	4989	fc48	c7c3	0000	0000	eb16	4883	c310	IH
	488d	7b08		0000	0048	8b6b	0848	85ed	H.{H.k
	7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&HL9
	c7c7			e800	0000	0083	3d00	0000	
	0005	0f87	0000	0000	5b5d	415c	c30f	1f00	[]A\

Hacker

Hardware:

Software:

	7f45	4c46	0201	0100	0000	0000	0000	0000	.ELF
1	0100	3e00	0100	0000	0000	0000	0000	0000	
	0000		0000	0000	0825	7601			
1	0000			0000	0000	4000	3d00	3c00	· · · · @ · · · · (
	0	0000	1400	0000	0300	0000	474e	5500	
	C	4882	4cd0	37aa	b2f9	a503	4717	3c9a	
	ad9	7342	0600		0400	0000	0101		
	C69	6e75	7800	0000	0000	0000	0600	0000	Linux
	100	0000	0001	0000	4c69	6e75	7800	0000	Lin
	0	0000	0000	0000	0000	0000	0000	0000	
2	54	5548	8b2d	0000	0000	5348	85ed	7448	ATUH
	4989	fc48	c7c3	0000	0000	eb16	4883	c310	IH
	488d	7b08		0000	0048	8b6b	0848	85ed	Н. {Н.
	7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&H]
	c7c7			e800	0000	0083	3d00	0000	
	0005	0f87	0000	0000	5b5d	415c	c30f	1f00	[]]

Pure HW attacks, e.g.:

- Glitching
- Side channel
- Physical probing
- More...

Pure SW attacks, e.g.:

- Memory safety (like overflows)
- Injections (like cmd, XSS, SQL, etc.)
- Logical issues (like bad design)
- More...

Hacker

Hardware:

Software:

	7f45	4c46	0201	0100	0000	0000	0000	0000	.ELF
7	0100	3e00	0100	0000	0000	0000	0000	0000	
	0000	0000	0000	0000	0825	7601	0000	0000	
	0000		4000	0000	0000	4000	3d00	3c00	· · · · @ · ·
	0	0000	1400	0000	0300	0000	474e	5500	
	JC	4882	4cd0	37aa	b2f9	a503	4717	3c9a	H.L.7
	ad9	7342	0600	0000	0400	0000	0101	0000	z.sB
	C69	6e75	7800	0000	0000	0000	0600	0000	Linux
	100	0000	0001	0000	4c69	6e75	7800	0000	
	0	0000	0000	0000	0000	0000	0000	0000	
2	54	5548	8b2d	0000	0000	5348	85ed	7448	ATUH
	4989	fc48	c7c3	0000	0000	eb16	4883	c310	IH
	488d	7b08		0000	0048	8b6b	0848	85ed	Н.{
	7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&H
	c7c7	0000	0000	e800	0000	0083	3d00	0000	
	0005	0f87	0000	0000	5b5d	415c	c30f	1f00	

Pure HW attacks, e.g.:

- Glitching
- Side channel
- Physical probing
- More...

Pure SW attacks, e.g.,:

- Targeting specific implementation (e.g.,
- In programming language, etc.)
 compiler, firmware, etc.)

More..

Hacker

Hardware:

Software:

	7f45	4c46	0201	0100	0000	0000	0000	0000	.ELF
1	0100	3e00	0100	0000	0000	0000	0000	0000	
	0000		0000	0000	0825	7601			
1	0000		4000	0000	0000	4000	3d00	3c00	@.
	0	0000	1400	0000	0300	0000	474e	5500	
	-C	4882	4cd0	37aa	b2f9	a503	4717	3c9a	
	ad9	7342	0600	0000	0400	0000	0101	0000	z.sB
	C69	6e75	7800	0000	0000	0000	0600	0000	Linux.
	200	0000	0001	0000	4c69	6e75	7800	0000	
	0	0000	0000	0000	0000	0000	0000	0000	
6	54	5548	8b2d	0000	0000	5348	85ed	7448	ATUH
1	4989	fc48	c7c3	0000	0000	eb16	4883	c310	IH
	488d	7b08		0000	0048	8b6b	0848	85ed	H.{
ł.	7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&H
	c7c7	0000	0000	e800	0000	0083	3d00	0000	
	0005	0f87	0000	0000	5b5d	415c	c30f	1f00	

Pure HW attacks, e.g.,:

Targeting specific implementation (e.g., CPU family, implementation of architecture, etc.) Pure SW attacks, e.g.,:

- Targeting specific implementation (e.g.,
- In programming language, etc.) compiler, firmware, etc.)

.H.k.H..

re...

More..

Hardware:

Software:

	7f45	4c46	0201	0100	0000	0000	0000		.ELF
1	0100	3e00	0100						
	0000		0000	0000	0825	7601			
	0000			0000	0000	4000	3d00	3c00	
	0	0000	1400	0000	0300	0000	474e	5500	
	-C	4882	4cd0	37aa	b2f9	a503	4717	3c9a	
1	ad9	7342	0600	0000	0400	0000	0101	0000	z.sB
0	C69	6e75	7800	0000	0000	0000	0600	0000	Linux
	100	0000	0001	0000	4c69	6e75	7800	0000	
	0	0000	0000	0000	0000	0000	0000	0000	
6	54	5548	8b2d	0000	0000	5348	85ed	7448	ATUH
	4989	fc48	c7c3	0000	0000	eb16	4883	c310	ΙΗ
	488d	7b08		0000	0048	8b6b	0848	85ed	Н.{
	7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&H
	c7c7	0000	0000	e800	0000	0083	3d00	0000	
	0005	0f87	0000	0000	5b5d	415c	c30f	1f00	

Pure HW attacks, e.g.,:

Targeting specific implementation (e.g., CPU family, implementation of architecture, etc.)

More...

Hacker

Mix of HW and SW

attacks e.g.:

Spectre / Meltdown

Pure SW attacks, e.g.,:

- Targeting specific implementation (e.g.,
- **In programming language**, etc.) compiler, firmware, etc.)

More

Hardware:

Software:

	7f45	4c46	0201	0100	0000	0000	0000	0000	.ELF
	0100	3e00	0100	0000	0000	0000	0000	0000	
	0000	0000	0000	0000	0825	7601	0000	0000	
	0000		4000	0000	0000	4000	3d00	3c00	@
1	0	0000	1400	0000	0300	0000	474e	5500	
	-C	4882	4cd0	37aa	b2f9	a503	4717	3c9a	H.L.7
F.	ad9	7342	0600	0000	0400	0000	0101	0000	z.sB
	C69	6e75	7800	0000	0000	0000	0600	0000	Linux
	200	0000	0001	0000	4c69	6e75	7800	0000	
	0	0000	0000	0000	0000	0000	0000	0000	
6	54	5548	8b2d	0000	0000	5348	85ed	7448	ATUH
A	4989	fc48	c7c3	0000	0000	eb16	4883	c310	ΙΗ
):	488d	7b08	e800	0000	0048	8b6b	0848	85ed	Н. {
2	7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&H
):	c7c7	0000	0000	e800	0000	0083	3d00	0000	
):	0005	0f87	0000	0000	5b5d	415c	c30f	1f00	

Pure HW attacks, e.g.,

What if the bug is in the "reference code" like HW ISA itself?

Physical probling

Hacker

Pure SW attacks, e.g.,:

- Targeting specific implementation (e.g.,
- Injprogramming language, etc.) compiler, firmware, etc.)

H.k.H.

More.

Mix of HW and SW attacks e.g.: Spectre / Meltdown

Hacker

Mix of HW and SW

attacks e.g.:

Spectre / Meltdown

Hardware:

Software:

	7f45	4c46	0201	0100	0000	0000	0000	0000	.ELF
	0100	3e00	0100	0000	0000	0000	0000	0000	
	0000		0000	0000	0825	7601			
1	0000		4000	0000	0000	4000	3d00	3c00	· · · · @ · · ·
1	0	0000	1400	0000	0300	0000	474e	5500	
	-C	4882	4cd0	37aa	b2f9	a503	4717	3c9a	H.L.7
Ľ.	ad9	7342	0600	0000	0400	0000	0101	0000	z.sB
Ľ	C69	6e75	7800	0000	0000	0000	0600	0000	Linux
	200	0000	0001	0000	4c69	6e75	7800	0000	
	0	0000	0000	0000	0000	0000	0000	0000	
6	54	5548	8b2d	0000	0000	5348	85ed	7448	ATUH
6	4989	fc48	c7c3	0000	0000	eb16	4883	c310	IH
):	488d	7b08		0000	0048	8b6b	0848	85ed	Н.{
	7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&H
):	c7c7	0000	0000	e800	0000	0083	3d00	0000	
):	0005	0f87	0000	0000	5b5d	415c	c30f	1f00	

Pure HW attacks, e.g.,:

What if the bug is in the "reference code" like HW ISA itself?

- Problem with <u>all implementations</u> not a specific one!
- SW can't trust HW at all...

Pure SW attacks, e.g.,:

- Targeting specific implementation (e.g.,
- In programming language, etc.) compiler, firmware, etc.)

<u>More..</u>

Hacker

Mix of HW and SW

attacks e.g.:

Spectre / Meltdown

Hardware:

Software:

7f45	4c46	0201	0100	0000	0000	0000	0000	.ELF
0100	3e00	0100	0000	0000	0000	0000	0000	
0000		0000	0000	0825	7601			
0000		4000	0000	0000	4000	3d00	3c00	@
0	0000	1400	0000	0300	0000	474e	5500	
-C	4882	4cd0	37aa	b2f9	a503	4717	3c9a	
ad9	7342	0600	0000	0400	0000	0101	0000	z.sB
C69	6e75	7800	0000	0000	0000	0600	0000	Linux
200	0000	0001	0000	4c69	6e75	7800	0000	
0	0000		0000	0000				
54	5548	8b2d	0000	0000	5348	85ed	7448	ATUH
4989	fc48	c7c3	0000	0000	eb16	4883	c310	IH
488d	7b08		0000	0048	8b6b	0848	85ed	Н.{
7426	4889	dfe8	0000	0000	4c39	2375	dd48	t&H
c7c7			e800	0000	0083	3d00	0000	
0005	0f87	0000	0000	5b5d	415c	c30f	1f00	
	0100 0000 0000 000 00 00 00 00 00 00 00	0100 3e00 0000 0000 0000 0000 c 4882 ad9 7342 c69 6e75 00 0000 r54 5548 4989 fc48 4884 7b08 7426 4889	0100 3e00 0100 0000 0000 4000 0000 0000 4000 0000 4000 0000 4000 0000 4000 000 0000 4000 000 0000 0001 00 0000 00	0100 3e00 0100 0000 0000 0000 0000 0000 0000 0000 4000 0000 0000 4000 0000 0000 1400 0000 c 4882 4cd0 37aa ad9 7342 0600 0000 c 69 6e75 7800 0000 000 0000 0000 0000 0000 0000	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0100 3e00 0100 0000 0000 0000 0000 0000 0000 0	0100 3e00 0100 0000 0000 0000 0000 0000 0000 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Pure HW attacks, e.g.,

What if the bug is in the "reference code" like HW ISA itself?

- Problem with <u>all implementations</u> not a specific one!
- SW can't trust HW at all...

Pure SW attacks, e.g.,:

- Targeting specific implementation (e.g.,
- In programming language, etc.) compiler, firmware, etc.)

<u>INIOTE</u>

HOW DID WE FIND IT?

- ✤ We wanted to analyze Boot-SW where specific microcode runs but...
 - It was running on the RISC-V chip (which we had 0 experience with)
 - Moreover, it was a custom implementation of RISC-V with custom extensions and functionalities!
 - Boot-SW was written in AdaCore/SPARK language (which we had 0 experience with):
 - Is there any public offensive research on that language?
 - Did anyone ever hear about it before?
 - ✤ At that time none of the Reverse Engineering tools natively supported RISC-V
 - Including IDA Pro and Ghidra

HOW DID WE FIND IT?

- ✤ We wanted to analyze Boot-SW where specific microcode runs but...
 - It was running on the RISC-V chip (which we had 0 experience with)
 - Moreover, it was a custom implementation of RISC-V with custom extensions and functionalities!
 - Boot-SW was written in AdaCore/SPARK language (which we had 0 experience with):
 - Is there any public offensive research on that language?
 - Did anyone ever hear about it before?
 - ✤ At that time none of the Reverse Engineering tools natively supported RISC-V
 - Including IDA Pro and Ghidra
 - During this talk we will describe our journey through all of the problems which resulted in a discovery of the ambiguity of the RISC-V specification
 - And one additional problem as well ;-)

RISC-V IN A NUTSHELL

- RISC-V is an open standard instruction set architecture (ISA) based on established RISC principles
- Unlike most other ISAs, the RISC-V ISA is provided under open-source licenses that do not require fees to use
 - The same RISC-V chip might have tons of different implementations
- RISC-V has a small standard base ISA, with multiple standard extensions:
 - Potential huge fragmentation of the silicons
- Everyone can easily add their own custom RISC-V extension (it's open source!)
 - Even bigger fragmentation!
- There are more than 500+ members of the RISC-V Foundation

RISC-V IN A NUTSHELL




	x86(-64)	RISC-V
License	Fees for ISA and microarchitecture	No fee for ISA & microarchitecture
Instruction Set	CISC*	RISC
ISA variants	16 / 32 / 64 bits	32 / 64 / 128 bits
Memory model	Register-memory architecture	Load-store architecture
Registers	 16-bit: 6 semi-dedicated registers, BP and SP are not general-purpose 32-bit: 8 GPRs, including EBP and ESP 64-bit: 16 GPRs, including RBP and RSP 	32 (16 in the embedded variant) – including one always-zero register
XOM	Only using SLAT – requires hypervisor	Everywhere
SW ecosystem support	Linux, Windows, MacOS, more	Linux only



Privilege modes / levels

Privilege modes / levels


X86(-64):




https://medium.com/swlh/negative-rings-inintel-architecture-the-security-threats-youveprobably-never-heard-of-d725a4b6f831

Privilege modes / levels

X86(-64):







https://medium.com/swlh/negative-rings-inintel-architecture-the-security-threats-youveprobably-never-heard-of-d725a4b6f831

Privilege modes / levels

X86(-64):




https://medium.com/swlh/negative-rings-inintel-architecture-the-security-threats-youveprobably-never-heard-of-d725a4b6f831




RISC-V VS X86 "GOD" MODE

Privilege modes / levels

X86(-64):



https://medium.com/swlh/negative-rings-inintel-architecture-the-security-threats-youveprobably-never-heard-of-d725a4b6f831



ADACORE / SPARK



Expanding the boundaries of safe and secure programming.

ADACORE / SPARK




Expanding the boundaries of safe and secure programming.

What the...?


Programming language + set of analysis tools

- The strength is in the analysis tools...
- GNATProve, GNATStack, GNATTest, GNATEmulator




Programming language + set of analysis tools


- The strength is in the analysis tools...
- GNATProve, GNATStack, GNATTest, GNATEmulator
- Statically provable
 - Proves that dynamic checks cannot fail
 - Absence of Run-Time Errors
 - Formal verification (Proofs)




- Programming language + set of analysis tools
 - The strength is in the analysis tools...
 - GNATProve, GNATStack, GNATTest, GNATEmulator
- Statically provable
 - Proves that dynamic checks cannot fail
 - Absence of Run-Time Errors
 - Formal verification (Proofs)
- Memory safe language (like RUST)




- Programming language + set of analysis tools
 - The strength is in the analysis tools...
 - GNATProve, GNATStack, GNATTest, GNATEmulator
- Statically provable
 - Proves that dynamic checks cannot fail
 - Absence of Run-Time Errors
 - Formal verification (Proofs)
- Memory safe language (like RUST)
- Very strong typing system (much stronger than RUST)
 - No arithmetic overflows, integer overflows, etc.



- Programming language + set of analysis tools
 - The strength is in the analysis tools...
 - GNATProve, GNATStack, GNATTest, GNATEmulator
- Statically provable
 - Proves that dynamic checks cannot fail
 - Absence of Run-Time Errors
 - Formal verification (Proofs)
- Memory safe language (like RUST)
- Very strong typing system (much stronger than RUST)
 - No arithmetic overflows, integer overflows, etc.
- Traditionally used in industries such as:
 - Avionics, Railways, Defense, Auto, IoT



Machine states




Machine states

anguage states

test.adb:28:25: medium: divide by zero might fail (e.g. when b = 42)

test.adb:30:31: medium: array index check might fail (e.g. when MyIndex =
36)

test.adb:37:30: value not in range of type "MyType" defined at test.ads:6
test.adb:37:30: "Constraint Error" would have been raised at run time



Machin	C:\GNAT\Tmp\1>gnatprove -P pi3_test -j0ide-progress-barsteps=30000prover=all assumptionsproof-warnings Phase 1 of 2: generation of Global contracts Phase 2 of 2: flow analysis and proof completed 1 out of 2 (50 <u>%)</u> <u>pi3_test.adb:18:18</u> : warning: unreachable code[#0] completed 2 out of 2 (100 <u>%)</u> Summary logged in C:\GNAT\Tmp\1\gnatprove\gnatprove.out	
	C:\GNAT\Tmp\1>gprbuild p_run.adb -cargs -fcallgraph-info=su using project file pi3_test.gpr	
test.adb	Compile [Ada] p run.adb GNATprove doesn't see any	12)
test.adb 36)	[Ada] pi3_test.adb Bind [gprbind] p_run.bexch	'Index =
test.adb test.adb	[Ada] n run ali	st.ads:6 :ime
	C:\GNAT\Tmp\1>gnatstack *.ci Worst case analysis is *not* accurate because of unbounded frames, external calls. Use -Wa for details. Accumulated stack usage information for entry points <u>main : total 10747877*** bytes</u> +-> main +-> p_run +-> p_run +-> p_run	
	+-> pi3_test.pi3_run * +-> <gnat_rcheck_ce_index_check> * GNATstack: analysis successfully finished C:\GNAT\Tmp\1></gnat_rcheck_ce_index_check>	32

	C:\GNAT\Tmp\1> <mark>gnatprove</mark> -P pi3_test -j0ide-progress-barsteps=30000prover=all	
	assumptionsproof-warnings Phase 1 of 2: generation of Global contracts	
$\sim V$	Phase 2 of 2: flow analysis and proof	
	completed 1 out of 2 (50 <u>%)</u>	
Machir	pi3_test.adb:18:18: warning: unreachable code[#0]	
Macini	completed 2 out of 2 (100 <u>%)</u>	
	Summary logged in C:\GNAT\Tmp\1\gnatprove\gnatprove.out	
	C:\GN Lessons learned: allgraph-info=su	
	 You can compile buggy code – problems are 	_
test.adb		
	IAda detected by the tools and developers might	not
test.adb 36)	Bind run them at all!	/Index =
50)	[qprbind]p_run.bexch	
test.adb	 Tools are orthogonal and detect different classical structures and the second structure of the second structure o	
test.adb	^{Link} of problems – to be fully protected you must	run
	all of them!	_
	C:\GNAT\Tmp\1>anatstack *.ci	
	 What are the classes of problems which can 	or
	cannot be detected? – very limited public	
	Accumulatinformation: (for entry points	
	<u>main :</u> total <u>appended</u> bytes	
	+-> pi3_test.pi3_run *	
	+-> < <u>gnat_rcheck_CE_Index_Check</u> > *	33
	GNATstack: analysis successfully finished	
	C:\GNAT\Tmp\1>	

	C:\GNAT\Tmp\1> <mark>gnatprove</mark> -P pi3_test -j0ide-progress-barsteps=30000prover=all assumptionsproof-warnings	
7 77	Phase 1 of 2: generation of Global contracts	
M N	Phase 2 of 2: flow analysis and proof completed 1 out of 2 (50 <u>%)</u>	
Machin	pi3_test.adb:18:18: warning: unreachable code[#0]	
Machir	completed 2 out of 2 (100 <u>%)</u>	
	Summary logged in C:\GNAT\Tmp\1\gnatprove\gnatprove.out	
	C:\GN Lessons learned: allgraph-info=su	
test.adb	 You can compile buggy code – problems are 	
	^[Add] detected by the tools and developers might	not
test.adb	[Ada] pi3_test.adb Bind run them at all!	/Index =
36)		
test.adb	 Tools are orthogonal and detect different classical and detect different classic	
test.adb	of problems – to be fully protected you must	run
	all of them!	
	• What are the classes of problems which can	or
	cannot be detected? – very limited public	
	Accumulation information : (- time for more research!	с. С. С. С
	<u>main :</u> total 1078/28/28/29 bytes	
	+-> pi3_test.pi3_run *	
	+-> < <u>gnat_rcheck_CE_Index_Check</u> > *	34
	GNATstack: analysis successfully finished	
	C:\GNAT\Tmp\1>	

ADACORE/SPARK - EVALUATION

ADACORE/SPARK - EVALUATION

General memory corruption			
Language	C	C++	SPARK
Type of Problem			
Classic buffer overflow (heap /	Vulnerable	Might be limited in new	Safe
stack / .bss / more)		standard but still possible	
Buffer underflow	Vulnerable	Might be limited in new	Safe
		standard but still possible	
Out-of-bound read / write	Vulnerable	Might be limited in new	Safe
		standard but still possible	
Improper Validation of Array	Vulnerable	Might be limited in new	Safe
Index		standard but still possible	
Off-by-one (over/under flow of an	Vulnerable	Might be limited in new	Safe
allocated buffer)		standard but still possible	
Incorrect Calculation of Buffer	Vulnerable	Vulnerable	Safe
Size		79.00	
Reliance on Data/Memory Layout	Vulnerable	Vulnerable	Safe
/ Padding			
Use of Inherently or Potentially	Vulnerable	Might be limited in new	Safe
Dangerous Function		standard but still possible	
Improper Clearing of Heap	Vulnerable	Vulnerable	Safe
Memory Before Release			
Double Free	Vulnerable	Might be limited in new	Safe
		standard but still possible	
Use After Free	Vulnerable	Vulnerable	Safe**
Use of Uninitialized Variable	Vulnerable	Might be limited in new	Safe
		standard but still possible	
Memory Leak	Vulnerable	Vulnerable	Safe*

*if a developer mixes SPARK with other programming languages (e.g. ADA) where function/procedure has a SPARK spec and body not in SPARK, prover might make a presumption that user ensures certain validation. However, user might make a mistake and if ADA pointers (access type) was used, it is possible to leak dynamically allocated memory.

**if access type is freed, ADA zeros it. If user is not aware that memory was freed. it will always read zero as a value. However, there might be a case that behavior/flow of the program depends on that value.

General memory corruption						
Language	Language C C++ SP.					
Type of Problem	-					
Classic buffer overflow (heap /	Vulnerable	Might be limited in new	Safe			
stack / .bss / more)		standard but still possible				
Buffer underflow	Vulnerable	Might be limited in new	Safe			
		standard but still possible				
Out-of-bound read / write	Vulnerable	Might be limited in new	Safe			
~~~~		standard but still possible				
Improper Validation of Array	Vulnerable	Might be limited in new	Safe			
Index		standard but still possible				
Off-by-one (over/under flow of an	Vulnerable	Might be limited in new	Safe			
allocated buffer)		standard but still possible				
Incorrect Calculation of Buffer	Vulnerable	Vulnerable	Safe			
Size						
Reliance on Data/Memory Layout	Vulnerable Vulnerable		Safe			
/ Padding						
Use of Inherently or Potentially	Vulnerable	Might be limited in new	Safe			
Dangerous Function		standard but still possible				
Improper Clearing of Heap	Vulnerable	Vulnerable	Safe			
Memory Before Release						
Double Free	Vulnerable	Might be limited in new	Safe			
		standard but still possible				
Use After Free	Vulnerable	Vulnerable	Safe**			
Use of Uninitialized Variable	Vulnerable	Might be limited in new	Safe			
		standard but still possible				
Memory Leak	Vulnerable	Vulnerable	Safe*			

*if a developer mixes SPARK with other programming languages (e.g. ADA) where function/procedure has a SPARK spec and body not in SPARK, prover might make a presumption that user ensures certain validation. However, user might make a mistake and if ADA pointers (access type) was used, it is possible to leak dynamically allocated memory.

**if access type is freed, ADA zeros it. If user is not aware that memory was freed. it will always read zero as a value. However, there might be a case that behavior/flow of the program depends on that value.

General pointers' security			
Language Type of Problem	C	C++	SPARK
Improper Null Termination	Vulnerable	Might be limited in new standard but still possible	N/A
NULL Pointer Dereference	Vulnerable	Might be safe (references)	Safe
Use of sizeof() on a Pointer Type	Vulnerable	Vulnerable	N/A
Incorrect Pointer Scaling	Vulnerable	Might be safe (smart pointers) in new standard but still possible	N/A
Use of Pointer Subtraction to Determine Size	Vulnerable	Might be limited in new standard but still possible	N/A
Assignment of a Fixed Address to a Pointer	Vulnerable	Vulnerable	N/A
Uncontrolled Memory Allocation	Vulnerable	Vulnerable	Vulnerable*
Return of Stack Variable Address	Vulnerable	Vulnerable	N/A
Dangling Pointers	Vulnerable	Vulnerable	N/A**
Type confusion	Vulnerable	Vulnerable	Might be possible if mixed with non-SPARK code
Double Fetch	Vulnerable	Vulnerable	Might be possible
*if a developer mixes SPARK with oth	her programmir	a languages (e.g. ADA) whe	are function/procedure

Concerned an elimitation of a conversion

*if a developer mixes SPARK with other programming languages (e.g. ADA) where function/procedure has a SPARK spec and body not in SPARK, prover might make a presumption that user ensures certain validation. However, user might make a mistake and if data type has discriminants (<>) depending on non-SPARK values (e.g. ADA types), uncontrolled memory allocation is possible. Similar problem might exist during uncontrolled call graph flow which can dynamically pressure the stack. Nevertheless, these problems might be detected by GNATstack tool and it is very important to not rely only on the prover. **It is the same situation as described in "General memory corruption" point *. Not freed access type might generate a problematic variant known as "dangling references". This is only possible in a non-SPARK part of the code (with SPARK spec) through incorrect uses of Unchecked_Deallocation⁴

Arithmetic security						
Language	С	C C++ SPARK				
Type of Problem						
Integer Underflow	Vulnerable	Might be limited (SafeInt)	Safe			
		but in general still possible				
Integer Overflow	Vulnerable	Might be limited (SafeInt)	Safe			
		but in general still possible				
Arithmetic Overflow	Vulnerable	le Might be limited (SafeInt) Safe				
		but in general still possible				
Numeric Truncation Error	Vulnerable	Vulnerable	Safe			
Signed / unsigned conversion error	Vulnerable	Vulnerable	Safe			
Divide by zero	Vulnerable	Vulnerable	Safe			

Arithmetic security						
Language	С	C C++ SPARK				
Type of Problem						
Integer Underflow	Vulnerable	Might be limited (SafeInt)	Safe			
		but in general still possible				
Integer Overflow	Vulnerable	Vulnerable Might be limited (SafeInt)				
		but in general still possible				
Arithmetic Overflow	Vulnerable	Might be limited (SafeInt)	Safe			
		but in general still possible				
Numeric Truncation Error	Vulnerable	Vulnerable	Safe			
Signed / unsigned conversion error	Vulnerable	Vulnerable	Safe			
Divide by zero	Vulnerable	Vulnerable	Safe			

Misc / other			
Language Type of Problem	С	C++	SPARK
Use of Externally-Controlled Format String	Vulnerable	Might be limited but in general still possible	Safe
Missing Default Case in Switch Statement	Vulnerable	Vulnerable	Safe
Assigning instead of Comparing and Otherwise	Vulnerable	Vulnerable	Safe
Function Call with Incorrect Arguments	Vulnerable	Vulnerable	Safe

Arithmetic security						
Language	C C++ SPARK					
Type of Problem						
Integer Underflow	Vulnerable	Might be limited (SafeInt)	Safe			
		but in general still possible				
Integer Overflow	Vulnerable Might be limited (SafeInt)		Safe			
		but in general still possible				
Arithmetic Overflow	Vulnerable	/ulnerable Might be limited (SafeInt)				
		but in general still possible				
Numeric Truncation Error	Vulnerable	Vulnerable	Safe			
Signed / unsigned conversion error	Vulnerable	Vulnerable	Safe			
Divide by zero	Vulnerable	Vulnerable	Safe			

Misc / other			
Language Type of Problem	С	C++	SPARK
Use of Externally-Controlled Format String	Vulnerable	Might be limited but in general still possible	Safe
Missing Default Case in Switch Statement	Vulnerable	Vulnerable	Safe
Assigning instead of Comparing and Otherwise	Vulnerable	Vulnerable	Safe
Function Call with Incorrect Arguments	Vulnerable	Vulnerable	Safe

#### Parallel execution security

Language	С	C++	SPARK
Type of Problem		3	
Race condition	Vulnerable	Vulnerable	Might be limited*
Signal Handler Race Condition	Vulnerable	Vulnerable	TBD
Unsafe Function Call from a	Vulnerable	Vulnerable	Might be possible**
Signal Handler			
Race Condition in Switch()	Vulnerable	Vulnerable	Might be limited*
Statement			
Deadlock	Vulnerable	Vulnerable	Might be limited*
Passing Mutable Objects to an	Vulnerable	Vulnerable	Might be possible**
Untrusted Method			
Improper Cleanup on Thrown	Vulnerable	Vulnerable	Vulnerable***
Exception			
Westerne at these and the state and the relation	17 N 1428 22	the state of the second test	

*Might be limited by "protected objects" and appropriate modeled in Ravenscar

**Might be possible if function call (or method) is coming to the language which is not trusted/secured ***In generic case SPARK won't be able to help unless developer write specific contracts that reflected requirements (in this case "cleanup" requirement). But if the requirement was indeed modeled, then SPARK prover will catch an implementation mistake

Arithmetic security						
Language	C C++ SPARK					
Type of Problem						
Integer Underflow	Vulnerable	Might be limited (SafeInt)	Safe			
		but in general still possible				
Integer Overflow	Vulnerable Might be limited (SafeInt)		Safe			
		but in general still possible				
Arithmetic Overflow	Vulnerable	able Might be limited (SafeInt) Sa				
		but in general still possible				
Numeric Truncation Error	Vulnerable	Vulnerable	Safe			
Signed / unsigned conversion error	Vulnerable	Vulnerable	Safe			
Divide by zero	Vulnerable	Vulnerable	Safe			

Misc / other				
Language Type of Problem	С	C++	SPARK	
Use of Externally-Controlled Format String	Vulnerable	Might be limited but in general still possible	Safe	
Missing Default Case in Switch Statement	Vulnerable	Vulnerable	Safe	
Assigning instead of Comparing and Otherwise	Vulnerable	Vulnerable	Safe	
Function Call with Incorrect Arguments	Vulnerable	Vulnerable	Safe	

#### Parallel execution security

C	C++	SPARK
	8	
Vulnerable	Vulnerable	Might be limited*
Vulnerable	Vulnerable	TBD
Vulnerable	Vulnerable	Might be possible**
Vulnerable	Vulnerable	Might be limited*
Vulnerable	Vulnerable	Might be limited*
Vulnerable	Vulnerable	Might be possible**
Vulnerable	Vulnerable	Vulnerable***
	Vulnerable Vulnerable Vulnerable Vulnerable Vulnerable Vulnerable	VulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerableVulnerable

*Might be limited by "protected objects" and appropriate modeled in Ravenscar

**Might be possible if function call (or method) is coming to the language which is not trusted/secured ***In generic case SPARK won't be able to help unless developer write specific contracts that reflected

requirements (in this case "cleanup" requirement). But if the requirement was indeed modeled, then SPARK prover will catch an implementation mistake

Logic bugs				
Language	С	C++	SPARK	
Type of Problem				
General logic error	Vulnerable	Vulnerable	Vulnerable	
Bad design	Vulnerable	Vulnerable	Vulnerable	
Inaccurate modeling of hardware	Vulnerable	Vulnerable	Vulnerable	
Inaccurate handling of DMA*	Vulnerable	Vulnerable	Vulnerable	
Rely on the behavior from the non-	Vulnerable	Vulnerable	Vulnerable	
SPARK code which can be badly				
design / implemented*				
Aliasing with overlays*	Vulnerable	Vulnerable	Vulnerable	
Confidential / privacy data leak*	Vulnerable	Vulnerable	Vulnerable	
Multiple threads stack collision*	Vulnerable	Vulnerable	Vulnerable	

#### Lesson learned:

- You can compile buggy code problems are detected by the tools and developers might not run them at all!
- Tools are orthogonal and detect different classes of problems to be fully protected you must run all of them!

#### Lesson learned:

- You can compile buggy code problems are detected by the tools and developers might not run them at all!
- Tools are orthogonal and detect different classes of problems to be fully protected you must run all of them!
- Most of the potential security issues might be:
  - In the design
  - ✤ Logical errors

#### Lesson learned:

- You can compile buggy code problems are detected by the tools and developers might not run them at all!
- Tools are orthogonal and detect different classes of problems to be fully protected you must run all of them!
- Most of the potential security issues might be:
  - In the design
  - Logical errors
- Bugs can be introduced by the compiler itself as well

#### ✤ Lesson learned:

- You can compile buggy code problems are detected by the tools and developers might not run them at all!
- Tools are orthogonal and detect different classes of prok s to be fully protected you must run all of them!
- Most of the potential security issues might be:
  - In the design
  - Logical errors

Bugs can be introduced by the compiler itself as well

We need to analyze the binary!

#### ✤ Lesson learned:

- You can compile buggy code problems are detected by the tools and developers might not run them at all!
- Tools are orthogonal and detect different classes of prok s to be fully protected you must run all of them!
- Most of the potential security issues might be:
  - In the design
  - Logical errors

We need to analyze the binary!

Bugs can be introduced by the compiler itself as well

During this research, neither IDA Pro nor Ghidra supported RISC-V ; (

#### Lesson learned:

- You can compile buggy code problems are detected by the tools and developers might not run them at all!
- Tools are orthogonal and detect different classes of prok s to be fully protected you must run all of them!
- Most of the potential security issues might be:
  - In the design
  - Logical errors

We need to analyze the binary!

Bugs can be introduced by the compiler itself as well

During this research, neither IDA Pro nor Ghidra supported RISC-V ; (

- Ghidra 9.0 didn't support RISC-V...
  - Moreover, we were dealing with the custom RISC-V with the custom extensions...

- Ghidra 9.0 didn't support RISC-V...
  - Moreover, we were dealing with the custom RISC-V with the custom extensions...
- RISC-V is huge!
  - Implementing entire RISC-V base would take TONS of time...
  - ... additionally, we needed custom RISC-V extension support

- Ghidra 9.0 didn't support RISC-V...
  - Moreover, we were dealing with the custom RISC-V with the custom extensions...
- RISC-V is huge!
  - Implementing entire RISC-V base would take TONS of time...
  - ... additionally, we needed custom RISC-V extension support
- We found on the github a few RISC-V base plugins different implementations:
  - We decided to "integrate" one of the plugin to Ghidra TOT
  - Few months after our research Ghidra 9.2 brought RISC-V support using exactly the same plugin ;-)

- ✤ Where to start?
  - We successfully integrated RISC-V plugin, but we needed to modify it...
- Chidra is using SLEIGH language to describe the CPU
  - SLEIGH is a processor specification language developed for Ghidra (heritage from the SLED)
  - Very little documentation about it
  - If you want to model a simple CPU, it's fine, but a more complex one could be very painful (at least it was for me ;-))
  - We used already supported CPUs as a "source of knowledge"
  - Additionally, we found only one really useful resource Guillaume Valadon presentation: <u>https://guedou.github.io/talks/2019_BeeRump/slides.pdf</u>
- You need to create a cspec, ldefs, pspec, slaspec, and a Module.manifest file:
  - We already had it, but we needed to modify slaspec
    - You define there the register definitions, aliases, instructions etc.
  - Ghidra can be compiled with a bad SLASPEC if its syntax is correct:

51

- Then you will see on runtime if it works, or you will see tons of JAVA exceptions
- We used "check & try" + "calm down" technique to achieve what we wanted :)

define token instr (32)	
op0001=(0,1)	rt?
op0204=(2,4)	
op0506=(5,6)	fully into mate d DICC Muslim but me used al to me
op0707=(7,7)	sfully integrated RISC-V plugin, but we needed to mo
op0711=(7,11)	
r0711=(7,11)	ng SLEIGH language to describe the CPU
fr0711=(7,11)	ing billion language to describe the of o
op0811=(8,11)	
op1214=(12,14)	a processor specification language developed for Gh
funct3=(12,14)	
op1219=(12,19)	
op1231=(12,31)	
	locumentation about it
op1519=(15,19)	
r1519=(15,19) fr1519=(15,19)	to model a simple CPU, it's fine, but a more complex
op1527=(15,27)	
op1531=(15,31)	was for me ;-))
op2020=(20,20)	
succ=(20,23)	ready supported CPUs as a "source of knowledge"
op2024=(20,24)	
r2024=(20,24)	ly, we found only one really useful resource - Guillaur
fr2024=(20,24)	den eithrhie /telles /0010 Dee Durne /alides a df
csr_0=(20,27)	<u>edou.github.io/talks/2019_BeeRump/slides.pdf</u>

ssor specification language developed for Ghidra (heritage from the entation about it lel a simple CPU, it's fine, but a more complex one could be very painful me ;-)) supported CPUs as a "source of knowledge" ound only one really useful resource - Guillaume Valadon presentation:

tegrated RISC-V plugin, but we needed to modify it...

You need to create a cspec, ldefs, pspec, slaspec, and a Module.manifest file: **

- ** We already had it, but we needed to modify slaspec
  - You define there the register definitions, aliases, instructions etc.
- Ghidra can be compiled with a bad SLASPEC if its syntax is correct: **

52

- ** Then you will see on runtime if it works, or you will see tons of JAVA exceptions
- We used "check & try" + "calm down" technique to achieve what we wanted :) **

define token instr (32)	
op0001=(0,1)	<pre>ct? define register offset=0x90000000 size=\$(XLEN) [ ustatus ];</pre>
op0204=(2,4)	define register offset=0x90000010 size=\$(XLEN) [ fflags ];
op0506=(5,6)	sfully inte define register offset=0x90000020 size=\$(XLEN) [ frm ];
op0707=(7,7)	define register offset=0x90000030 size=\$(XLEN) [ fcsr ];
op0711=(7,11)	derine register offset=0x90000030 Size=\$(XLEN) [ TCSr ];
r0711=(7,11)	ng SLEIGH language to describe the CPU
fr0711=(7,11)	ig billion language to describe the Or o
op0811=(8,11)	
op1214=(12,14)	a processor specification language developed for Ghidra (heritage from the
funct3=(12,14)	
op1219=(12,19)	
op1231=(12,31)	
	locumentation about it
op1519=(15,19) r1519=(15,19)	
fr1519=(15,19)	to model a simple CPU, it's fine, but a more complex one could be very painful
op1527=(15,27)	rac for mo(1)
op1531=(15,31)	was for me ;-))
op2020=(20,20)	and the second stand CDUs as a file second stand and the
succ=(20,23)	ready supported CPUs as a "source of knowledge"
op2024=(20,24)	
r2024=(20,24)	ly, we found only one really useful resource - Guillaume Valadon presentation:
fr2024=(20,24)	dou.github.io/talks/2019_BeeRump/slides.pdf
csr_0=(20,27)	Subu.gittub.10/ tarks/ 2013 DeeKuttip/ Situes.put

You need to create a cspec, ldefs, pspec, slaspec, and a Module.manifest file:

- We already had it, but we needed to modify slaspec
  - You define there the register definitions, aliases, instructions etc.
- Ghidra can be compiled with a bad SLASPEC if its syntax is correct:

```
53
```

- Then you will see on runtime if it works, or you will see tons of JAVA exceptions
- We used "check & try" + "calm down" technique to achieve what we wanted :)


<pre>define token instr (32)     op0001=(0,1)     op0204=(2,4)     op0506=(5,6)     op0707=(7,7)     op0711=(7,11)</pre>	<pre>ct? define register offset=0x90000000 size=\$(XLEN) [ ustatus ]     define register offset=0x90000010 size=\$(XLEN) [ fflags ];     sfully inte     define register offset=0x90000020 size=\$(XLEN) [ frm ];     define register offset=0x90000030 size=\$(XLEN) [ fcsr ];</pre>	
r0711=(7,11) fr0711=(7,11) op0811=(8,11)	ng SLEIGH language to describe the CPU	
op1214=(12,14) funct3=(12,14) op1219=(12,19) op1231=(12,31)	a pro attach variables [ csr_0 ] [ ustatus fflags frm fcsr uie utvec	he 
sop1231=(12,31) signed op1519=(15,19)		
r1519=(15,19) fr1519=(15,19) op1527=(15,27)	to m uscratch uepc ucause utval uip	ainful
op1531=(15,31) op2020=(20,20) succ=(20,23)	ready supported CPUs as a "source of knowledge"	
op2024=(20,24) r2024=(20,24)	ly, we found only one really useful resource - Guillaume Valadon prese	entation:
fr2024=(20,24) csr_0 <mark>=(20,27)</mark>	dou.github.io/talks/2019_BeeRump/slides.pdf	

You need to create a cspec, ldefs, pspec, slaspec, and a Module.manifest file:

- ✤ We already had it, but we needed to modify slaspec
  - You define there the register definitions, aliases, instructions etc.
- Ghidra can be compiled with a bad SLASPEC if its syntax is correct:

54

- Then you will see on runtime if it works, or you will see tons of JAVA exceptions
- We used "check & try" + "calm down" technique to achieve what we wanted :)




:c.add crd,crs2 is RVC & crd & crs2 & cop0001=0x2 & cop1315=0x4 & cop1212=0x1 & cop0711!=0 & cop0206!=0 { crd = crd + crs2;

Tou denne mere me register deminions, anases, instructions etc.

Ghidra can be compiled with a bad SLASPEC if its syntax is correct:

55

- Then you will see on runtime if it works, or you will see tons of JAVA exceptions
- We used "check & try" + "calm down" technique to achieve what we wanted :)



define toke	n instr	(32)		
000001=(0	1)	define register off	set=0x9	0000000 size=\$(XLEN) [ ustatus ]:
13 05 00 00	mv	a0,zero	- 19	}
93 05 00 00	mv	al,zero	20	if ((_DAT_0 & 6) == 0) {
13 06 00 00	mv	a2, zero	21	unaff_retaddr = 0;
93 06 00 00	mv	a3, zero	22	tp = 0;
13 07 00 00	mv	a4,zero	23	register0 =
93 07 00 00	mv	a5, zero	24	register0 =
13 08 00 00	mv	a6, zero	25	<pre>puVar2 = (undefined8 *) &amp; data start;</pre>
93 08 00 00	mv	a7, zero	26	do (
13 09 00 00	mv	s2, zero	27	<pre>*puVar2 = 0;</pre>
93 09 00 00	mv	s3, zero	28	puVar2[1] = 0;
13 0a 00 00	mv	s4 zero	= 29	puVar2[2] = 0;
93 0a 00 00	mv	s5 zero	30	puVar2[3] = 0;
13 0b 00 00	mv	s6 zero	31	puVar2[4] = 0;
93 0b 00 00	mv	s7, zero	32	puVar2[5] = 0;
13 Oc 00 00	mv	s8. zero	33	puVar2[6] = 0;
93 Oc 00 00	mv	s9. zero	34	puVar2[7] = 0;
13 0d 00 00	mv	sl0, zero	35	puVar2 = puVar2 + 8;
93 0d 00 00	mv	sll,zero	36	} while
13 0e 00 00	mv	t3, zero	37	ada rv
93 0e 00 00	mv	t4 zero	38	
13 Of 00 00	mv	t5, zero	39	<pre>*(undefined8 *)((longlong)register0; + -8) = unaff_retaddr;</pre>
93 Of 00 00	mv	t6, zero	40	DAT 0128165c = 03
97 fl 10 00	auipc	gp, 0x10f	41	DAT_012815b0 = 0x
93 81 c1 32	addi	gp, gp, 0x32c	42	DAT_012815b8 = 0x 0;
10 01 01 00	addi	sp, ap 0x400	43	_DAT_012815bc = 0x
	csrrwi	zen	44	DAT_012815b4 = 0x
	auipc	a0, 0X10I	45	DAT_012815c0 = 0;
	addi	a0, a0, -0x4e4	46	DAT 012815c4 = 0x 0;
	addi		47	
	bgeu		48	
			49	uVar3 = 0xfffffffffffffffffff;
LAB		XREF[1]: 00080120(j)		1Var5 = -1;
	sd		51	do {
	sd		52	1Var4 = 1Var5 + 1;
		co, cp ococcor cont		
:c.t	peqz (	cr0709s,cbimm is RVC & cbimm	& cr0	709s & cop0001=0x1 & cop1315=0x6
	1999 <b>-</b>			
1				
	if (	cr0709s == 0) goto cbimm;		
	- ((			
}				
, <u> </u>				
	**	We used check a hy r cann dow		inique to achieve what we wanted :)

define toke	n instr	(32)		
000001=(0	1)	define register off	set=0x	90000000 size=\$(XLEN) [ ustatus ]:
13 05 00 00	mv	a0,zero	19	
93 05 00 00	mv	al,zero	20	if ((_DAT_0
13 06 00 00	mv	a2, zero	21	<pre>unaff_retaddr = 0;</pre>
93 06 00 00	mv	a3, zero	22	tp = 0;
13 07 00 00	mv	a4,zero	23	register0 =
93 07 00 00	mv	a5, zero	24	register0 =
13 08 00 00	mv	a6, zero	25	<pre>puVar2 = (undefined8 *) &amp; data start;</pre>
93 08 00 00	mv	a7, zero	26	do {
13 09 00 00	mv	s2, zero	27	*puVar2 = 0;
93 09 00 00	mv	s3, zero	28	puVar2[1] = 0;
13 0a 00 00	mv	s4,zero	- 29	
93 0a 00 00	mv	s5,zero	30	
13 0b 00 00	mv	s6, zero	31	
93 0b 00 00	mv	s7,zero	32	
13 Oc 00 00	mv	s8.zero	33	
93 Oc 00 00	mv	s9, zero	34	
13 0d 00 00	mv	sl0, zero	35	
93 0d 00 00	mv	sll,zero	36	
13 0e 00 00	mv	t3, zero	37	
93 0e 00 00	mv	t4 zero	38	
13 Of 00 00	mv	t5, zero	39	
93 Of 00 00	mv	t6, zero	40	
97 fl 10 00	auipc	gp, 0x10f	41	
93 81 c1 32	addi	gp,gp,0x32c	42	
10 01 01 40	addi		43	
	csrrwi	sp, m. 0x400 zen	44	
	auipc	a0, UXIUI	45	
	addi		46	
	addi	a0,a0,-0x4e4	47	
			48	
	bgeu		40	
LAE		XREF[1]: 00080120(j)		
LAC		XREF[1]: 00080120(j)	51	
	sd sd		52	
		catch oppocnet oppocnet cour		
:c.t	peaz (	cr0709s.cbimm is RVC & cbimm	& cr(	0709s & cop0001=0x1 & cop1315=0x6
{				
	:= /	an0700a = 0) goto chimmu		
	<b>TI</b> (6	cr0709s == 0) goto cbimm;		
3				
,				
	••	we used check & iry + caim dow	/ii tec	nnique to achieve what we wanted :)

- What to look for?
  - SPARK limits what we could hunt for...
  - We focused on the design and how HW is modeled
- We saw the very first instructions configuring the HW...
  - ... and later setting up the MTVEC value
- What is MTVEC?
  - Official RISC-V documentation defines MTVEC register as a read-only or read/write register that holds the BASE address of the M-mode trap vector
  - By default, RISC-V handles all traps at any privilege level in machine mode (though a machine-mode handler might redirect traps back to the appropriate level)
  - When trap arrives, RISC-V switches to the machine mode and sets the instruction pointer counter (pc) register to the value configured in MTVEC.

The mtvec register is an MXLEN-bit **WARL** read/write register that holds trap vector configuration, consisting of a vector base address (BASE) and a vector mode (MODE).

MXLEN-1	2 1	0
BASE[MXLEN-1:2] (WARL)	MODE (	WARL)
MXLEN-2	2	

Figure 3.9: Machine trap-vector base-address register (mtvec).

Wł

**

**

We

**

Wh

**

**

**

The mtvec register must always be implemented, but can contain a hardwired read-only value. If mtvec is writable, the set of values the register may hold can vary by implementation. The value in the BASE field must always be aligned on a 4-byte boundary, and the MODE setting may impose additional alignment constraints on the value in the BASE field.


We allow for considerable flexibility in implementation of the trap vector base address. On the one hand, we do not wish to burden low-end implementations with a large number of state bits, but on the other hand, we wish to allow flexibility for larger systems.

Value	Name	Description
0	Direct	All exceptions set pc to BASE.
1	Vectored	Asynchronous interrupts set pc to BASE+4×cause.
$\geq 2$		Reserved

Table 3.5: Encoding of mtvec MODE field.

The encoding of the MODE field is shown in Table 3.5. When MODE=Direct, all traps into machine mode cause the pc to be set to the address in the BASE field. When MODE=Vectored, all synchronous exceptions into machine mode cause the pc to be set to the address in the BASE field, whereas interrupts cause the pc to be set to the address in the BASE field plus four times the interrupt cause number. For example, a machine-mode timer interrupt (see Table 3.6 on page 39) causes the pc to be set to BASE+0x1c.

y or rector mode (though e level) e instruction



61

- RISC-V MTVEC register specifications does not define the initial value at all (undefined)
- We observed when the CPU starts, MTVEC is undefined by the standard though most of the tested implementations set it to 0
- In many implementations 0 is not a valid address (or not mapped) and any reference to it generates an exception
- If there is any trap/exception generated before initialization of MTVEC register, RISC-V ends up in a very "stable" infinitive exception loop
  - when exception arises, RISC-V reads MTVEC register (NULL value at that time) and tries to jump to the NULL page. This generates an exception again, because it's a reserved and not accessible memory, and it jumps to MTVEC again, and so on. RISC-V is not halted, it's just spinning in the infinitive exception loop.
- Such state is an ideal situation for a fault injection (glitching) attack. RISC-V is running at the highest privilege mode and constantly dereferencing glitchable register.

- RISC-V MTVEC register specifications does not define the initial value at all ** (undefined)
- ** We observed when of the tested implen
- ** to it generates an ex

First bug: ISA does not define the initial In many implementa value of MTVEC register

ned by the standard though most

not mapped) and any reference

- If there is any trap/exception generated before initialization of MTVEC register, RISC-** V ends up in a very "stable" infinitive exception loop
  - when exception arises, RISC-V reads MTVEC register (NULL value at that time) and tries to ••• jump to the NULL page. This generates an exception again, because it's a reserved and not accessible memory, and it jumps to MTVEC again, and so on. RISC-V is not halted, it's just spinning in the infinitive exception loop.
- Such state is an ideal situation for a fault injection (glitching) attack. RISC-V is running ** at the highest privilege mode and constantly dereferencing glitchable register.

- RISC-V MTVEC register specifications does not define the initial value at all ** (undefined)
- ** We observed when of the tested implen
- ** to it generates an ex

First bug: ISA does not define the initial In many implementa value of MTVEC register

ned by the standard though most

not mapped) and any reference

- If there is any trap/exception generated before initialization of MTVEC register, RISC-** V ends up in a very "stable" infinitive exception loop
  - when exception arises, RISC-V reads MTVEC register (NULL value at that time) and tries to ••• jump to the NULL page. This generates an exception again, because it's a reserved and not accessible memory, and it jumps to MTVEC again, and so on. RISC-V is not halted, it's just spinning in the infinitive exception loop.
- Such state is an ideal at the highest privile

Second bug:

ISA "allows" for infinitive exception loop without halting the core (lack of "double/triple fault"-like exceptions)

C-V is running eqister.

- The described problem is fully exploitable if the attacker has the capabilities to:
  - Prefill D/I MEM of the RISC-V core (e.g., via "external" / recover (USB) boot functionality)
  - Generate an early exception during core execution (e.g., physical HW damage)
- Scenario:
  - Attacker pre-fills IMEM with the custom shellcode:
    - Attacker does that in a smart way by filling the entire IMEM with NOPs and in the edge of IMEM attacker puts a real shellcode.
  - Attacker boots RISC-V
  - Attacker enforces the necessary conditions to generate an early exception during Boot-SW or secure code execution and before MTVEC is initialized
  - RISC-V jumps to the NULL page and it enters the state of the infinitive exception loop (very stable and predictable state)
  - Attacker glitches the MTVEC register value of the looped core, and points it somewhere in the IMEM where special payload with the desired shellcode is placed (step 1):
    - Because MTVEC register has a NULL value, it is very likely that the change of just 1 bit ends up generating an address pointing in the middle of the NOPed filled IMEM memory.

65



61				
Ver 🚽 msd_clk	0 -> 1			
🔤 🚾 csr_mtvec_gen_nnx[63:0]	e8 -> 0	0		10_0000
Mer 🔤 rcu_csr_trap_ret	0			
🔤 🕮 rcu_retire_pc_retx[63:0]	10_16d8	0	( 10_0000 )*)*)*)*)*)*)*)	10_0020
🔤 💹 csr_corestatus_active_nn	1			
⊵ csr_rcu_corestatus_wait_nn	0			
62				
= 61			$(\mathfrak{I})$	
🔤 ⊵ csr_mtvec_gen_nnx[63:0]				10_0000
🔤 🕮 rcu_retire_pc_retx[63:0]	0	0	( 10_0000 )*)*) ()*)*) (*)	10_0020
🔤 🚽 rcu_csr_trap_ret	0 -> 1			
riscv_falcon_core_stat_active	1			
🔤 🚟 csr_rcu_corestatus_halt_nn	0			6
62				
- 00				

Step 1: pull a trigger to corrupt MTVEC register value on the looped core.

Step 2: the MTVEC value has been changed.

Step 3: ecall triggers the exception handler with the corrupted MTVEC.

$\square$		()		
	0		10_0000	
	0	) 10_0000 (*)*) (*)*)	10_0	020

- The described problem is fully exploitable if the attacker has the capabilities to:
  - Prefill D/I MEM of the RISC-V core (e.g., via ,,external'' / recover (USB) boot functionality)
  - Generate an early exception during core execution (e.g., physical HW damage)
- Scenario:
  - Attacker pre-fill IMEM with the custom shellcode:



Boot-SW or secure code execution and before MTVEC is initialized

- RISC-V jumps to the NULL page and it enters the state of the infinitive exception loop (very stable and predictable state)
- Attacker glitches the MTVEC register value of the looped core, and points it somewhere in the IMEM where special payload with the desired shellcode is placed (step 1):
  - Because MTVEC register has a NULL value, it is very likely that the change of just 1 bit ends up generating an address pointing in the middle of the NOPed filled IMEM memory.

# HOW TO REPORT AND FIX THE BUG IN ISA NOT IMPLEMENTATION?

# HOW TO REPORT AND FIX THE BUG IN ISA NOT IMPLEMENTATION?

#### The described problem(s) affects:

Uninitialized MTVEC:

#### custom extension might fix that problems as well

- All tested chips have MTVEC programmable (the most common mode) vulnerable to the described problem
- Standard allows to have hardcoded read-only MTVEC value in such case, it might point to the valid address (no bug)
- - Standard doesn't define that at all affects all the implementations

#### What did we do?

- Contact RISC-V Foundation
  - Until that time, there was no official security response group now there is one!
- Contact SiFive
  - They were deeply involved in analyzing and working with the RISC-V Foundation to address the issue!
  - New CVE was allocated CVE-2021-1104
- Contact NVIDIA's internal RISC-V HW team
  - They confirmed and fixed the issue internally
  - Sync with all involved parties for responsible disclosure
- How to inform all the vendors (hundred+) about the issue(s)?
  - It can only be done through the RISC-V Foundation (with the SiFive help)


# HOW TO FIX MTVEC ISSUE?

# HOW TO FIX MTVEC ISSUE?


- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations


- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations



- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations



- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations



Shadow

CPU

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?

- DCLS (strong)
- TCLS (even stronger!)
- SW mitigation (complexity++)
- Compiler mitigations

CPU_1

x = CPU_1(instruction_1)
y = Shadow_CPU(instruction_1)
if (x != y)
panic();

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - ✤ DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations

Shadow_1 CPU

....

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?

- DCLS (strong)
- TCLS (even stronger!)
- SW mitigation (comple______Shadow_2 CPU
- Compiler mitigations

CPU_1

x = CPU_l(instruction_l)
y = Shadow_l_CPU(instruction_l)
z = Shadow_2_CPU(instruction_l)
if (x != y || x!=z || y!=z)
panic();

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - ✤ DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity-
  - Compiler mitigations

- . Init/Re-init to fail/error
- 2. Branch re-check
- 3. Redundant checks
- 4. Pre-scrub payload destination
- 5. Clear memory on auth fail
- 6. Random delay
- 7. Exception on error (instead of inf. loop)
- 8. Hamming distance
- 9. Loop counter checks
- 10. Default fail
- 11. More...

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity)
  - Compiler mitigations -

Automatically applied by compiler

- . Init/Re-init to fail/error
- 2. Branch re-check
- 3. Redundant checks
- 4. Pre-scrub payload destination
- 5. Clear memory on auth fail
- 6. Random delay
- 7. Exception on error (instead of inf. loop)
- 8. Hamming distance
- 9. Loop counter checks
- 10. Default fail
- 11. More...

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - ✤ DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - ✤ DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations
- Design decision to address MTVEC weakness:
  - ✤ As soon as START_CPU signal arrives, pre-initialize MTVEC to point to halt instruction
  - Change ISA to at least WARN about the potential problems with the late MTVEC initialization
  - Introduce "double / triple" fault-like exception which halts the core (instead of infinitive exception loop):
    - E.g., if MEPC == MTVEC then panic()

- The described problem is a chain of multiple problems...
  - To exploit the bug, we need to perform Fault Injection
- What are the effective Fault Injection protections?
  - DCLS (strong)
  - TCLS (even stronger!)
  - SW mitigation (complexity++)
  - Compiler mitigations
- Design decision to address MTVEC weakness:
  - As soon as START_CPU signal arrives, pre-initialize MTVEC to point to halt instruction
  - Change ISA to at least WARN about the potential problems with the late MTVEC initialization
  - Introduce "double / triple" fault-like exception which halts the core (instead of infinitive exception loop):
    - E.g., if MEPC == MTVEC then panic()
- What else can be done to harden RISC-V?
  - What about mitigation against the software attacks?

85

- Pointer Masking extension for RISC-V
  - Driven by Adam Zabrocki (NVIDIA), Martin Maas (Google), Lee Campbell (Google), RISC-V TEE and J-Ext Task Groups
  - From the security perspective it allows to implement:
    - HWASAN
    - Pointer Authentication Codes (PAC)
    - HW Memory Sandboxing
    - Foundation for:
      - ✤ HW MTE
      - Protecting RISC-V CFI (WIP)
      - Protecting RISC-V Shadow Stack (WIP)

- Pointer Masking extension for RISC-V
  - Driven by Adam Zabrocki (NVIDIA), Martin Maas (Google), Lee Campbell (Google), RISC-V TEE and J-Ext Task Groups
  - From the security perspective it allows to implement:
    - HWASAN
    - Pointer Authentication Codes (PAC)
    - HW Memory Sandboxing
    - Foundation for:
      - ✤ HW MTE
      - Protecting RISC-V CFI (WIP)
      - Protecting RISC-V Shadow Stack (WIP)

- Pointer Masking extension for RISC-V
  - Driven by Adam Zabrocki (NVIDIA), Martin Maas (Google), Lee Campbell (Google), RISC-V TEE and J-Ext Task Groups
     0xFF..FF
  - From the security perspective it allows to implement:
    - HWASAN
    - Pointer Authentication Codes (PAC)
    - HW Memory Sandboxing
    - Foundation for:
      - ✤ HW MTE
      - Protecting RISC-V CFI (WIP)
      - Protecting RISC-V Shadow Stack (WIP)


0xFFFF	
0x0000	

- Pointer Masking extension for RISC-V
  - Driven by Adam Zabrocki (NVIDIA), Martin Maas (Google), Lee Campbell (Google), RISC-V TEE and J-Ext Task Groups
     0xFF...FF
  - From the security perspective it allows to implement:
    - HWASAN
    - Pointer Authentication Codes (PAC)
    - HW Memory Sandboxing
    - Foundation for:
      - ✤ HW MTE
      - Protecting RISC-V CFI (WIP)

Flat memory:

Secrets

Protecting RISC-V Shadow Stack (WIP)




**Pointer Masking isolation** 

- Pointer Masking extension for RISC-V
  - Driven by Adam Zabrocki (NVIDIA), Martin Maas (Google), Lee Campbell (Google), RISC-V TEE and J-Ext Task Groups
     0xFF..FF
  - From the security perspective it allows to implement:
    - HWASAN
    - Pointer Authentication Codes (PAC)
    - HW Memory Sandboxing
    - Foundation for:
      - ✤ HW MTE
      - Protecting RISC-V CFI (WIP)

Flat memory:

Secrets

Protecting RISC-V Shadow Stack (WIP)



#### ACKNOWLEDGMENTS

- We would like to thank:
  - ✤ NVIDIA:
    - GPU System Software: James Xu, Marko Mitic, Mateusz Kulikowski, RISC-V SW team
    - ✤ <u>HW team</u>:

Joe Xie, Andy Ma, Jim Zhang, Dorin Yin, RISC-V HW team

Product Security:

Alex Tereshkin, Shawn Richardson and PSIRT team

- ✤ SiFive
- RISC-V Foundation



The use of Type Safety languages and Formal Verification minimizes the attack surfaces for memory corruption issues, but it is not a silver bullet.

There are CPU ISA bugs, and real-world attacks can combine physical attacks with software exploitation techniques.

And the disclosure of ISA bugs is tough :-(















Adam '**pi3**' Zabrocki Twitter: <u>@Adam_pi3</u> Alex Matrosov Twitter: <u>@matrosov</u>